





#### MALLAREDDYCOLLEGEOFENGINEERING&TECHNOLOGY

(SponsoredbyCMREducationalSociety)

(AffiliatedtoJNTU,Hyderabad,ApprovedbyAlCTE -AccreditedbyNBA&NAAC –'A'Grade -ISO9001:2008 Certified)

Maisammaguda, Dhulapally (Post Via Hakimpet), Secunderabad – 500100

## DEPARTMENTOFELECTRONICS&COMMUNICATION ENGINEERING

# ANALOG&DIGITALELECTRONICS MODELQUESTIONPAPERS FOR

IIB.TECHIISEMESTER (R-22)

2024-2025

#### **EXAM PATTERN**

Time:3 Hours Max.Marks:60

Note: ThisquestionpapercontainstwopartsAandB.

Part Aiscompulsorywhichcarries10marks. Answer allquestionsinPartA.

PartBconsistsof5Units. Answer anyone fullquestionfromeachunit. Eachquestioncarries10 marks and may have a, b, c as sub questions.

#### UNIT1

#### **PART-A**

(10Marks)

1a) Whytransistoriscalled a current controlling device?

- b) What ismeantby biasing?
- c) Definestabilization?
- d) Defineoperating point?
- e) Statedifferenttypesofbiasing?
- f) what ismeantby ACload line?
- g) Statefactorsthateffect the stability of Q point of a transistor?
- h) statehparametersifatransistor
- i) whatismeantbyDCload line?
- j) Definehparameter?

#### **PART-B**

(50Marks)

**2a)**Explainaboutneedfor biasing of a transistor & state factors affecting stability factor.

b)Explaintermsbiasstabilization and bias compensation

OR

- 3a)Compareallthethreebiasingcircuits
- b) Draw the circuits and explain principles of working of diodecompensation for V be and I compensation for V be a compensation for V be
- 4a) Drawfixed bias circuit and derive expression for stability factor S.
- b)ExplainACloadlineanalysis

OR

- 5a) Drawselfbiascircuitand derive expression for stability factor S.
- b)Draw&explainhparametermodelinCE configuration
- 6a) Draw Collector to base bias circuit and derive expression for stability factor S.
- b)ExplainDCloadlineanalysis

OR

- 7a)Draw&explainhparametermodelinCBconfiguration
- b) state benefits of h parameters be& why they called so?
- 8a)Draw&explainhparameter modelinCCconfiguration
- b)ExplainprocessofanalysisofCEconfigurationwithsimplifiedhybridmodel

OR

**9a**)Compare CC-hparameters with CE parameters

b)ExplainprocessofanalysisofCBconfigurationwithsimplifiedhybridmodel

#### UNIT2

#### **PART-A**

(10Marks)

1a)Defineterm"pinchoff"foraFET

- b) Whatareadvantageous of FET over BJT?
- c) StateapplicationsofJFET
- d)StatetypesofMOSFET
- e) what are different biasing circuits of FET?
- f) Whatis meantbygainbandwidthproduct?
- g) Stateterminalsofa JFET?
- h) what is purpose of coupling capacitor in CS amplifier?
- i) statetypesofFETamplifiers?
- j)Abbrevate FET

**PART-B** 

(50Marks)

2a) E x plain about JFET Common Source amplifiers

b)CompareCS,CD&CG amplifiers

OR

- 3a) Explainabout JFET Common Drain amplifiers
- $b) Explain hybrid II\ model of CE transistor model with an eats ketch$
- $4a) Compare FET amplifiers performance with BJT\ amplifiers$
- b)State&explainhowFET parameterswillbedetermined?

OR

5a)DesignFET amplifier

b)whatishybridII model&DerivehybridII modelelementsofaCEtransistor

#### UNIT3

#### PART-A

(10Marks)

- 1. a)Namesomepositionalweighted systems
  - b) whyisbinarynumber systemusedindigitalsystem?
  - c) Whatiscanonical form?
  - d) HowDo YouConvertADecimalNumberIntoANumberIn Anyothersystemwithbase b?
  - e) whatis2's complement method?
  - f) Whatarelogicgates&mentionalllogicgates?
  - g) HowBCDadditionisperformed?
  - h) WhatisPOS&SOP?
  - i) State basictheoremsofBooleanAlgebra
  - j) How canNOR gatecanbeusedasinverter?

**PART-B** 

(50 Marks)

2. a)SimplifyBooleanexpressionY=(A+B+C+D')(A+B'+C'+D')(A+B+C'+D')

(A'+B'+C+D') (A'+B'+C'+D)

b) Verifyexpressionx'y'+x'y+xy=x'+y

OR

- 3. a)SimplifyBooleanexpressionY=ABC'+ABC+A'B'ConK-Map
  - b) Verifyexpression(AB+C+D)(C'+D) (C'+D+E)=ABC'+D
- 4a) State&ProveAssociativelaw&Distributivelaw
  - b)ProveNANDGateasUniversalgate[5+5]

#### OR

- 5. a)ProveNORgateasUniversal gate.
  - b) Developagraycode for (42)10 and (97)10 and convert them to Hexas equence 6 a)

Convert 105.15 to binary

- b) Convert11011.101todecimal
- c) Convert163.875to octal
- d) convert756intohexa decimal

OR

7.a)convertbinarynumber 1011100010togreycode

b)statestepstoconvertbinarytograycode.

8.a)Construct EXNOR&EXOR,OR,ANDbyusingNAND& NOR gates

b)Generate4bitgraycodeusingmirrorimageproperty

#### OR

9.a)a)Convert378.93tooctal&Convert5497tobinary[5]

b)Convert1011011011&01011111011.011111to hexadecimal

10.a)RepresentdecimalnumbersinExcess-3codei)327ii)123iii)658

b)using2'scomplementmethodtosubtracti)01100-00011ii)10011-11001

OR

perform binary addition in 8-4-2-1 BCDi) 24+18ii) 48+58

b)perform(1110111000)-(001100010)byusing1'scomplementmethod

#### **UNIT4**

PART-A (25Marks)

WhatisPair,Quad&OctetinK-Map?

- b) WhatdoyoumeanbyDon'tcare condition?
- c) whatareprime implicants?
- d) StateadvantagesofK-map?
- e) whatismaxterm?
- f) what isminterm?

#### **PART-B**

(50 Marks)

2.a)statestepsforconvertingNAND/NOR logicusinggraphicalprocedure. b)constructBooleanexpression((A+B)+C)DusingNORLOGIC

#### OR

3a)simplifygiven function  $f(\mathbf{w}, \mathbf{x}, \mathbf{y}, \mathbf{z}) = \sum (0,1,2,6,7,8,10,12,14,15)$  using kmap b)Implement function Fusing two level forms NAND-NAND & OR-NAND  $f(\mathbf{A}, \mathbf{B}, \mathbf{C}, \mathbf{D}) = \sum m(0,104,6,8,9,10,12)$ 

4a)DefinePrimeimplicants&EssentialPrime-Implicants

b)ImplementEX-ORgateusingonlyNANDgates

#### OR

- 5.a) Findprime Implicants and determine which are essential  $F(A,B,C,D) = \sum M(0,2,4,5,6,7,8,10,13,15)$
- b)StaterulesofK-map simplification
- 6. a) simplify function using K-map F(A,B,C,D)=M(1,3,4,5,6,11,13,14,15)

#### OR

- 7. a)stateRulesforobtainingNAND/NANDlogicdiagram.
- b) ImplementEX-ORgateusing onlyNORgates
- 8. a)Reduce function using K map technique

 $f(A,B,C,D)=\sum m(4,5,7,12,14,15)+d(3,8,10)$ 

- b) Implement BooleanfunctionwithNOR-NORlogicY=AC+BC+AB+D
- 10.a) SimplifyBooleanfunction

F=A'BC'D+A'BC'D+AB'CD+AB'CD'+ABCD+A'B'CD'

#### OR

 $11.a) state Rules for\ obtaining NOR-NOR logic diagram$ 

b)simplifyfunction&realizeusinguniversalgates

$$F(A,B.C) = A'BC' + ABC + B'C'' + A'B'$$

### UNIT5 PART-A(10 Marks)

- 1.a) What is full Adder?
  - b)Explainmagnitudecomparator
  - C)whatiscomparator?
  - d) whyamultiplexeriscalledadataselector?
  - e) Whatiscombinational circuit & sequential circuit?
  - f) What isfullsub-tractor?
  - g) statethedifferencebetweenflip-flopandlatch?
  - h) what is encoder?
  - i) DrawexcitationtableofJKFlip-flop
  - j) whyisade-multiplexeriscalledadistributor?

#### PART-B(50 Marks)

2.a) Drawlogic diagram of masters lave JKflip-flopusing NAND gates and explain it 's Truth table b) Design 16:1 multiplexer using 8:1 multiplexer

#### OR

- 3.a). Design 2 bit comparator using gates
  - b)statecharacteristicequation&truthtableofSRflipflopalongwithit'slogic diagram
- 4a) Draw & explain operation of Master-Slave SR flip-flop with block diagram.
- b) )Draw&Explainoperationof2'scomplementadder- subtractor

#### OR

- 5. a.ExplainRacearoundconditioninFlip-flops
  - b) What is Full Adder & Implement Full adder using two half Adders
- 6. a) Explain characteristic equation of JKF lip-flop from excitation table.
  - b)Draw&explainfunctionofHalf -Subtractor&Full-Subtractorwithsuitablediagrams

#### OR

- 7a). Whatis Full Adder & Implement Full adder using two half Adders
  - b)Designa5 to 32decoderusingone2to4andfour3to8decoderICs

#### OR

- 8a) DesignaFullAdder circuitusinga3:8Decoder
  - b)statecharacteristicequation&truthtableofmasterslaveflip flopalongwithit'slogic diagram
- 9a))Draw&explainMultiplexer &De-multiplexer
  - b)Designoctaltobinaryencoder
- 10a) Drawlogicdiagram&TruthTablefor 4\*2encoder
- b)Design16:1 multiplexerusing8:1multiplexer

#### OR

- 11.a)DesignaSRflip flopusing ANDgatesandNORgates.ExplaintheoperationoftheSR flip flop with the help of characteristic table and characteristic equation
- b))Designa4bitmagnitudecomparatortocomparetwo4bitnumbers